Leaked specs for Intel's Nova Lake-era flagship chipsets show a smaller PCH paired with a higher power ceiling, with the Z990 peaking at 14W when its PCIe 5.0 lanes are fully loaded. The trade-off reveals how much the chipset has to work to keep Gen 5 signaling clean across multiple devices.
Intel's next desktop platform is shaping up around a new socket, LGA 1954, and a fresh chipset stack to go with it. The two parts at the top of that stack, the Z970 and Z990, are now coming into focus through leaks attributed to Jaykhin, and the headline number is power. The Z990 platform controller hub (PCH) reportedly draws up to 14W at peak, well above the 6W base figure of the current Z890. The interesting part is that Intel is pulling this off while making the die meaningfully smaller.
A smaller die, a denser package
According to the leaked measurements, the Z990 PCH package measures 25 x 24mm, with an 11.15 x 6.5mm die sitting inside it. That works out to roughly 72.5mm² of die area inside a 600mm² package. Put those numbers next to Z890, which carried a 92.9mm² die in a 658mm² package, and the shrinkage is clear: about 22% less die area and an 8.8% smaller package overall.
Die shrinks like this usually point to a more advanced or more mature process node for the chipset silicon, which lets Intel pack the same I/O logic into less space. What's notable here is that the smaller die isn't translating into lower power. It's the opposite.
Where the 14W actually comes from
The 14W figure is a ceiling, not a typical operating draw, and the conditions behind it matter. Base power for the Z990 PCH sits at 7.9W, already 1.9W higher than Z890's 6W. The cut-down Z970 starts lower at 6.4W. Both flagship parts share a TJMax of 113°C, five degrees above Z890's 108°C limit, which gives the silicon more thermal headroom to run hotter under sustained load.
The jump to 14W only happens under a specific scenario: full chipset residency with multiple PCIe 5.0 devices active at once. The reason traces back to how lanes are routed. A single GPU connects directly to the CPU and never touches the chipset's downstream lanes. The same applies to one PCIe 5.0 SSD on Z970, or up to two on Z990. Those devices bypass the PCH entirely.
Add more Gen 5 devices, though, and the traffic gets routed through the chipset. PCIe 5.0 signaling at 32 GT/s per lane is demanding, and maintaining signal integrity across multiple links forces the PCH to work harder, which shows up directly as higher power draw. The 14W number assumes that worst case, with the chipset fully saturated by Gen 5 traffic. For most builds running a single GPU and a boot drive wired to the CPU, real-world chipset power will stay much closer to the base figure.
What it signals for Nova Lake boards
The higher power budget lines up with what Nova Lake is rumored to demand at the high end. The flagship NVL-S desktop parts are expected to reach as many as 52 cores across dual compute tiles, with earlier leaks pointing to a PL4 transient ceiling near 700W. Motherboards built to feed silicon like that need power delivery and connectivity to match, and a chipset that can fan out more PCIe 5.0 lanes is part of that equation.
No retail LGA 1954 board has appeared in public yet, but early prototypes were reportedly present at Computex 2026, which is the likely source of the low-resolution PCH image circulating now. 
The broader pattern is consistent with where platform design has been heading. As more storage and expansion devices move to PCIe 5.0, the chipset becomes the bottleneck for signal integrity rather than raw lane count, and power follows. Intel's choice to raise both the base and peak power while shrinking the die suggests the company is prioritizing Gen 5 connectivity headroom over absolute efficiency on these top-tier boards. For buyers, the practical takeaway is straightforward: the 14W ceiling is a corner case tied to heavy Gen 5 expansion, not a number most systems will ever hit, but board makers will still need to design cooling and VRM layouts around it.
All of this remains unofficial until Intel confirms specifications, and leaked die measurements taken from a low-resolution image carry obvious margins for error. Still, the figures are internally consistent with a chipset built to support a high-core-count, high-power desktop platform, and they give a reasonable preview of what the Z970 and Z990 tier will look like when Nova Lake arrives.
Comments
Please log in or register to join the discussion