RISC_V

#RISC_V

50 articles tagged
Canonical Partners with SpacemiT to Bring Ubuntu to New RISC-V Processors
Chips

Canonical Partners with SpacemiT to Bring Ubuntu to New RISC-V Processors

2/5/2026
CentOS Stream expands to RISC-V as Linux distro adapts to new hardware era
Hardware

CentOS Stream expands to RISC-V as Linux distro adapts to new hardware era

2/5/2026
Hardware

When CPUs Get It Wrong: The Curious Case of Hardware Typos and Pipeline Bugs

2/4/2026
Security Researchers Find Current RISC-V CPU Implementations Coming Up Short
Vulnerabilities

Security Researchers Find Current RISC-V CPU Implementations Coming Up Short

2/2/2026
GNU Guix 1.5 Brings RISC-V Support, KDE Plasma 6.5, and Experimental Hurd Kernel
Infrastructure

GNU Guix 1.5 Brings RISC-V Support, KDE Plasma 6.5, and Experimental Hurd Kernel

1/23/2026
Linux 7.0 Set to Unshackle Intel GPU Firmware Updates from x86 Architecture
Hardware

Linux 7.0 Set to Unshackle Intel GPU Firmware Updates from x86 Architecture

1/21/2026
SiFive Co-Founder Krste Asanović on Building a RISC-V IP Ecosystem and NVIDIA Partnership
Chips

SiFive Co-Founder Krste Asanović on Building a RISC-V IP Ecosystem and NVIDIA Partnership

1/18/2026
SiFive to Integrate Nvidia NVLink for RISC-V and GPU Interconnect
Chips

SiFive to Integrate Nvidia NVLink for RISC-V and GPU Interconnect

1/16/2026
GlobalFoundries Acquires Synopsys Processor IP, Building a Full-Stack Silicon Platform
Chips

GlobalFoundries Acquires Synopsys Processor IP, Building a Full-Stack Silicon Platform

1/15/2026
SiFive Adopts NVLink Fusion: RISC-V Enters the High-Performance AI Interconnect Arena
Hardware

SiFive Adopts NVLink Fusion: RISC-V Enters the High-Performance AI Interconnect Arena

1/15/2026
GlobalFoundries Acquires Synopsys ARC Processor IP, To Be Integrated Into MIPS
Chips

GlobalFoundries Acquires Synopsys ARC Processor IP, To Be Integrated Into MIPS

1/14/2026
Milk-V Titan Mini-ITX Board Signals RISC-V Maturity with Desktop-Grade Features
Hardware

Milk-V Titan Mini-ITX Board Signals RISC-V Maturity with Desktop-Grade Features

1/13/2026
LLVM/Clang 22 Feature Freeze Brings Intel Nova Lake, Ampere1C, and Arm C1 Silicon Support
Chips

LLVM/Clang 22 Feature Freeze Brings Intel Nova Lake, Ampere1C, and Arm C1 Silicon Support

1/13/2026

Popular Tags

#AI (2539)#Security (831)#Open Source (649)#privacy (589)#Apple (585)#Hardware (579)#API (571)#Reddit (499)#regulation (434)#Trends (416)#Windows (415)#Infrastructure (407)#Microsoft (397)#Remote Code Execution (389)#Cybersecurity (389)#Linux (366)#Gaming (347)#Business (342)#Cloud (319)#Performance (311)#OpenAI (304)#Vulnerabilities (303)#Rust (264)#Supply Chain (258)#Automation (256)#Samsung (253)#Developer Tools (252)#Authentication (244)#Nvidia (239)#Battery (238)#Android (229)#Machine Learning (225)#Developer (219)#China (217)#Anthropic (216)#Azure (213)#LLMs (211)#AMD (202)#Productivity (198)#Funding (196)#DevOps (187)#GPU (183)#Intel (181)#Camera (181)#mobile (173)#Linux kernel (168)#iOS (163)#Patch Management (161)#Patch (160)#Startups (153)